

29th IEEE European Test Symposium (ETS) 2024

May 20-24, The Hague, Netherlands

ETS 2024 Full Program

Table of Contents

ETS REGISTRATION INFORMATION	3
MONDAY MAY 20TH, 2024	4
14:00 – 18:30 TSS TUTORIALS @ ETS	4
19:00 – 20:30 ETS24 WELCOME RECEPTION.....	4
TUESDAY MAY 21ST, 2024	5
09:00 – 12:30 MORNING SESSION	5
<i>Regular Session 1: Test Generation and Compression</i>	<i>7</i>
<i>Industrial Session 1: AMS and RF Test</i>	<i>7</i>
<i>Special Session 1: Reliability and Security of AI Hardware</i>	<i>7</i>
12:30 – 14:00 Lunch Break.....	8
14:00 – 19:30 AFTERNOON SESSION	8
<i>Regular Session 2: AI in Test and Security</i>	<i>8</i>
<i>PhD Forum: PhD Forum Posters:</i>	<i>8</i>
<i>Special Session 2: Silent Data Corruption: Test or Reliability Problem?</i>	<i>8</i>
<i>Regular Session 3: Design for Test and Trust.....</i>	<i>10</i>
<i>Industrial Session 2: Vendor Presentations</i>	<i>10</i>
<i>Special Session 3: What Would Interactive Testing With 1687 Look Like?</i>	<i>10</i>
08:30 – 12:30 MORNING SESSION	12
<i>Regular Session 4: Analog and Mixed-Signal Test</i>	<i>12</i>
<i>Embedded Tutorial 1: Silent Data Corruptions (SDC) in Computing Systems: Early Predictions and Large-Scale Measurements</i>	<i>12</i>
<i>Embedded Tutorial 2: Lifetime Management of Embedded Memories</i>	<i>12</i>
<i>Regular Session 5: Reliability Analysis and monitoring</i>	<i>14</i>
<i>Industrial Session 3: Memory Test.....</i>	<i>14</i>
<i>McCluksey Award: McCluksey PhD thesis candidates</i>	<i>14</i>
14:00 – 15:30 AFTERNOON SESSION	15
THURSDAY MAY 23RD, 2024	16
08:30 – 12:30 MORNING SESSION	16
<i>Embedded Tutorial 3: Approximate Fault Tolerant Systems</i>	<i>16</i>
<i>Embedded Tutorial 4: Silent Data Corruptions from Timing Marginalities Due to Process Variations</i>	<i>16</i>
<i>Special Session 4: Test-Fleet Optimization Using Machine Learning.....</i>	<i>16</i>
<i>Regular Session 6: Hardware Security</i>	<i>18</i>
<i>Industrial Session 4: What will be required to effectively test processors, high end SoC or chiplet: will we need new DFT, a lot of silicon sensor data or applying more SLT?.....</i>	<i>18</i>
<i>Special Session 5: Testing for Reliability of Modern Power Electronic Components.....</i>	<i>18</i>
14:00 – 16:30 AFTERNOON SESSION	19
<i>Regular Session 7: Test and Verification in Emerging Circuits</i>	<i>19</i>
<i>Industrial Session 5: Reliability and Test Development.....</i>	<i>19</i>
<i>Special Session 6: IEEE Std P3405: New Standard-under-Development for Chiplet Interconnect Test and Repair</i>	<i>19</i>
<i>AI-TREATS Workshop.....</i>	<i>20</i>
<i>CiTaR Workshop</i>	<i>20</i>
<i>eARTS Workshop.....</i>	<i>20</i>
FRIDAY MAY 24TH, 2024.....	21
08:30 – 15:30 MORNING SESSION	21
<i>AI-TREATS Workshop.....</i>	<i>21</i>
<i>CiTaR Workshop</i>	<i>21</i>
<i>eARTS Workshop.....</i>	<i>21</i>

ETS Registration information

ETS conference	Registration desk at hotel lobby
-----------------------	---

Monday 20 May	12:00-18:30
---------------	-------------

Tuesday 21 May	08:00-18:30
----------------	-------------

Wednesday 22 May	08:00-15:00
------------------	-------------

Thursday 23 May	08:00-16:00
-----------------	-------------

ETS workshop	Registration desk at hotel lobby
---------------------	---

Thursday 23 May	16:00-18:00
-----------------	-------------

Friday 24 May	08:00-08:30
---------------	-------------

Monday May 20th, 2024

14:00 – 18:30 TSS Tutorials @ ETS

The TSS Tutorials on Monday afternoon are free of charge for ETS24 registered attendees. The full TSS program can be found [here](#).

Time	Room	Moderator	Session title and speaker
14:00 – 16:00	A1		<i>Tutorial 1: Silicon Fault Analysis (FA) equipment for security analysis</i> Presenter: Jean-Pierre Seifert, TU Berlin (DE)
14:00 – 16:00	Van Gogh + Monet		<i>Tutorial 2: Security of Generative AI and Generative AI for Security</i> Presenters: Ramesh Karri, NYU, (US) and Jeyavijayan (JV) Rajendran, Texas A&M University (US)
16:00 – 16:30	<i>Coffee Break</i>		
16:30 – 18:30	A1		<i>Tutorial 1: Silicon Fault Analysis (FA) equipment for security analysis</i> Presenter: Jean-Pierre Seifert, TU Berlin (DE)
16:30 – 18:30	Van Gogh + Monet		<i>Tutorial 2: Security of Generative AI and Generative AI for Security</i> Presenters: Ramesh Karri, NYU, (US) and Jeyavijayan (JV) Rajendran, Texas A&M University (US)

19:00 – 20:30 ETS24 Welcome Reception

Tuesday May 21st, 2024

09:00 – 12:30 Morning Session

Time	Room	Event	Session title and speaker
09:00 – 09:30	A1		<i>Conference Opening</i>
09:30 – 10:15	A1	Keynote 1 Chair:	<p><i>Silent Data Corruption Errors in VLSI Circuits: Implications, Challenges, and Opportunities</i></p> <p>Speaker: Rama Govindaraju, Google (US)</p> <p>Abstract: VLSI chips are the foundation of our computing infrastructure and we all rely on it to function reliably. Trust of our users and the entire industry is at stake. There is increasing evidence of reliability issues with modern VLSI chips. The defect rates are orders of magnitude higher than what has traditionally been cited. Amplifying this challenge is the point that an increasing number of these chips are silently corrupting the execution context (or SDC - silent data corruption and is inconsistent with the expectation of a failstop model). We will also discuss the challenges emerging from degradation/aging. This discussion will summarize some of the experiences at Google and a sketch of what Google has been doing to address this growing challenge. We will attempt to increase awareness of the growing challenge and also the many opportunities for research to address this problem. The goal will be to make louder the call to action that Google has been championing for the last 5 years to enable an end to end solution that addresses this emerging and growing challenge for the entire computing industry. This is an industry wide problem and needs everyone to contribute to enable the solution space.</p>
10:15 – 11:00	Basement		<i>Coffee Break – Scientific poster 1</i>

10:15 – 11:00 Poster Session 1
Room - Basement

Poster 1: Formal Resilience Metric Characterization in Complex Digital Systems

Authors: Damiano Zuccala^{1,2}, Jean-Marc Daveau¹, Philippe Roche¹, Katell Morin-Allory²
¹STMicroelectronics (FR)
²Univ. Grenoble Alpes, CNRS (FR)

Poster 2: Analyzing the Structural and Operational Impact of Hardware Faults in Floating-Point and Posit Arithmetic Cores for CNN Operations

Authors: Josie Rodriguez Condia, Juan-David Guerrero-Balaguera, Robert Limas Sierra, Matteo Sonza Reorda
Politecnico di Torino (IT)

Poster 3: Hardening Bus-Encoders with Power-Aware Single Error Correcting Codes

Authors: Shlomo Engelberg¹, Osnat Keren²
¹Jerusalem College of Technology (IL)
²Bar-Ilan University (IL)

Poster 4: MBIST-based weak bit screening method for embedded MRAM

Authors: Jongsin Yun¹, Sina Bakhtavari Mamaghani³, Mehdi Tahoori³, Christopher Muench², Martin Keim¹
¹Siemens Digital Industries Software (US)
²Siemens Digital Industries Software (DE)
³Karlsruhe Institute of Technology (DE)

Poster 5: GNN-Based INC and IVC Co-optimization for Aging Mitigation

Authors: Yu-Guang Chen¹, Hsiu-Yi Yang¹, Ing-Chao Lin²
¹National Central University (TW)

Poster 7: A Fully Pipelined High-Performance Elliptic Curve Cryptography Processor for NIST P-256

Authors: Han Yan^{1,2}, Shuai Chen³, Junying Huang^{1,2}, Jing Ye^{1,2,4}, Huawei Li^{1,2,4}, Xiaowei Li^{1,2}
¹Institute of Computing Technology CAS (CN)
²University of Chinese Academy of Sciences (CN)
³Binary Semiconductor (CN)
⁴CASTEST co (CN)

Poster 8: Parallel-Check Trimming Test Approach for Selecting the Reference Resistance of STT-MRAMs

Authors: Pei-Yun Lin, Jin-Fu Li
National Central University (TW)

Poster 9: A Concept of Provably Detected Defects for Analog Defect Simulation Campaign Improvement

Authors: Vladimir Zivkovic¹, Inga Abel², Anthony Candage³
¹Infineon Technologies (DK)
²Infineon Technologies (DE)
³Infineon Technologies (US)

Poster 10: A Multi-Objective Evolutionary Approach for Test Network Design

Authors: Payam Habiby¹, Fatemeh Shirinzadeh², Sebastian Huhn³, Rolf Drechsler^{1,2}
¹University of Bremen (DE)
²DFKI (DE)
³Siemens Digital Industries Software (DE)

Poster 11: AdAM: Adaptive Fault-Tolerant Approximate Multiplier for Edge DNN Accelerators

Authors: Mahdi Taheri¹, Natalia Cherezova¹, Samira Nazari², Ahsan Rafiq¹, Ali

10:15 – 11:00 Poster Session 1 Room - Basement

²National Cheng Kung University (TW)

Azarpeyvand^{1,2}, Tara Ghasempouri¹, Masoud Daneshtalab^{1,3}, Jaan Raik¹, Maksim Jenihhin¹

¹Tallinn University of Technology (EE)

²University of Zanjan (IR)

³Malardalen University (SE)

Poster 6: Error Detection and Correction Codes for Safe In-Memory Computations

Authors: Luca Parrini^{1,4}, Taha Soliman¹, Benjamin Hettwer¹, Jan Micha Borrmann¹, Simranjeet Singh², Ankit Bende², Vikas Rana², Farhad Merchant³, Norbert When⁴

¹Bosch Corporate Research Robert Bosch GmbH (DE)

²Forschungszentrum Jülich (DE)

³Newcastle University (UK)

⁴RPTU Kaiserslautern-Landau (DE)

Poster 12: Training Large Language Models for System-Level Test Program Generation Targeting Non-functional Properties

Authors: Denis Schwachhofer¹, Peter Domanski¹, Steffen Becker¹, Stefan Wagner^{1,2}, Matthias Sauer³, Dirk Pflueger¹, Ilia Polian¹

¹University of Stuttgart (DE)

²Technical University of Munich (DE)

³Advantest Europe (DE)

11:00 - 12:30 Parallel Sessions

Regular Session 1: Test Generation and Compression

Room: A1
Moderator:

Talk 1: Faulty Function Extraction for Defective Circuits

Authors: Chris Nigh¹, Purdy Ruben¹, Wei Li¹, Subhasish Mitra², Shawn Blanton¹

¹Carnegie Mellon University (US)

²Stanford University (US)

Talk 2: Time and Space Optimized Storage-based BIST under Multiple Voltages and Process Variations

Authors: Hanieh Jafarzadeh¹, Florian Klemme¹, Hussam

Industrial Session 1: AMS and RF Test

Room: Gaugain + Dali
Moderator:

Talk 1: A SystemC-AMS Development Framework for High Power IC Test-Hardware

Authors: Davide Turossi, Andrea Baschiroto
University of Milan Bicocca (IT)

Talk 2: Use UVM for AMS DFT through IEEE 1687 Procedural Description Language

Authors: Geert Seuren¹, Hitu Sharma², Rahul Lodwal²
¹NXP Semiconductor (NL)
²NXP Semiconductor (IN)

Special Session 1: Reliability and Security of AI Hardware

Room: Van Gogh + Monet
Moderator: Marcello Traiola, Angeliki Kritikakou

Talk 1:

Speaker: Paolo Rech, University of Trento (IT)

Talk 2:

Speaker: Ernesto Sanchez Politecnico di Torino (IT)

Talk 3:

Speaker: Mehdi Tahoori, Karlsruhe Institute of Technology (DE)

Talk 4:

11:00 - 12:30 Parallel Sessions

Amrouch^{1,2}, Sybille

Hellebrand³, Hans-Joachim

Wunderlich¹

¹University of Stuttgart (DE)

²Technical University of
Munich (DE)

³University of Paderborn (DE)

Talk 3: Test Compression for Neuromorphic Chips

Authors: Xin-Ping Chen¹,
Hsu-Yu Huang¹, Chu-Yun
Hsiao¹, Shueh-Inn Hu²,
Chien-Mo Li¹

¹National Taiwan University
(TW),

²Ming Chuan University (TW)

Talk 3: A Comprehensive Study on Improving Probe Card Transmission Lines for Effective High- Frequency Wafer-Level Testing

Authors: Riccardo Vettori,
Alessia Galli, Ivan
Giudiceandrea
Technoprobe (IT)

Speaker: Russell Tessier,
University of Massachusetts
Amherst, US

Talk 5:

Speaker: Marcello Traiola,
Inria Centre at Rennes
University (FR)

Talk 6:

Speaker: Angeliki
Kritikakou,
University of Rennes (FR)

12:30 – 14:00 Lunch Break

14:00 – 19:30 Afternoon Session

14:00 - 15:30 Parallel Sessions

Regular Session 2: AI in Test and Security

Room: A1

Moderator:

Talk 1: Detection of
Stealthy Bitstreams in
Cloud FPGAs using Graph
Convolutional Networks
(*Best Paper Award
Candidate*)

Authors: Jayeeta Chaudhuri,
Krishnendu Chakrabarty
Arizona State University (US)

Talk 2: Testing
Spintronics Implemented
Monte Carlo Dropout-

PhD Forum: PhD Forum Posters:

Room: Gaugain + Dali
Moderator:

Please check the PhD
forum Poster sessions
1 and 2 for more
details.

Special Session 2: Silent Data Corruption: Test or Reliability Problem?

Room: Van Gogh + Monet

Moderator: Bram
Kruseman, NXP (NL)

Talk 1: Silent Data
Corruptions at Scale

Speaker: Harish Dixit
Meta Platforms Inc (US)

Talk 2: Incompatible: Test
Quality and Fortuitous
Detection

Speaker: Shawn Blanton
Carnegie Mellon University
(US)

14:00 - 15:30 Parallel Sessions

Based Bayesian Neural Networks

Authors: Soyed Tuhin
Ahmed¹, Kamal Danouchi²,
Michael Hefenbrock³,
Guillaume Prenat², Lorena
Anghel², Mehdi Tahoori¹
¹Karlsruhe Institute of
Technology (DE)
²University of Grenoble
Alpes, CEA, CNRS (FR)
³RevoAI GmbH (DE)

Talk 3: Intermittent Silent
Data Errors: Possible
Physical Origins and
Implications

Speaker: Ben Kaczer
IMEC (BE)

Talk 3: On-chip Built-In Self-Calibration of Thermal variations for Mixed-Signal In-Memory Computing

Authors: Gaurav Singh¹,
Omar Numan¹, Dipesh
Monga¹, Martin Andraud^{1,2},
Kari Halonen¹
¹Aalto University (FI)
²UC Louvain (BE)

15:30 – 16:15 Coffee Break - PhD Forum 1 and Industry Posters Room: Basement

PhD Forum Posters 1

Poster 1: On Parametrized Virtual Testing and Simulation of Verilog-AMS Behavioral Models

Authors: Thorben Schey¹, Khaled
Karoontatifi², Andrey Morozov¹, Michael
Weyrich¹
¹University of Stuttgart (DE)
²Advantest Europe GmbH (DE)

Poster 5: Towards Ultra-Reliable Automotive Systems-on-Chip

Authors: Giusy Iaria

Poster 2: Techniques for Building Reliable and Energy-Efficient Hardware Accelerators for Dynamic Deep Neural Networks

Authors: Rama Kodamanchili, Maksim
Jenihhin
Tallinn University of Technology (EE)

Poster 6: System-Level Test Techniques for Automotive SoCs

Authors: Francesco Angione
Politecnico di Torino (IT)

15:30 – 16:15 Coffee Break - PhD Forum 1 and Industry Posters
Room: Basement

Poster 3: Design of efficient Hardware Inference Engines for Edge AI

Authors: Ahsan Rafiq, Maksim Jenihhin
 Tallinn University of Technology (EE)

Poster 7: Leveraging FPGAs for Faster and Less Memory-Demanding Burn-In Testing

Authors: Tommaso Foscale
 Politecnico di Torino (IT)

Poster 4: Deploying Compact and Dependable DNNs in Safety-critical Applications

Authors: Leonardo Alexandrino De Melo¹, Alberto Bosio^{1,2}, Rodrigo Possamai Bastos²
¹Ecole Centrale de Lyon (FR)
²University Grenoble Alpes, CNRS (FR)

Poster 8: Exploiting The Connectivity Metric In Test Programs Generation

Authors: Lorenzo Cardone
 Politecnico di Torino (IT)

Industrial Posters

Poster 1: Agile Methodologies applied to IC's testing

Authors: Jey Nithyanandam, W Alban Haynse Immanuel, Jay Pankaj Shah, Khoushikh Sampath
 Infineon Technologies (US)

Poster 4: Automation of PMU module using POP for TTR

Authors: Christina Kichenamourty, Jeyendran Nithyanadam, Sonia Kagale
 Infineon Technologies (IN)

Poster 2: A Methodology on Validating the Vector DSP Processor in a Heterogeneous Microcontroller Using System Level-Notation

Authors: Meghashyam Ashwathnarayan
 Infineon Technologies (IN)

Poster 5: Optimizing Digital Block Debug on ATE using Flat Pattern to Register Trace conversion

Authors: Alban Haynse Immanuel, Jeyendran Nithyanadam, Jay Pankaj Shah, Khoushikh S
 Infineon Technologies (IN)

Poster 3: Cross-talk aware Small Delay Defect Test with

Authors: Dohan Lee
 Samsung Electronics Co (KR)

Poster 6: Adaptive Test Time Reduction for IoT devices in ATE

Authors: Alban Haynse Immanuel, Jeyendran Nithyanadam, Ragotham Hari, Khoushikh S, Naveen S
 Infineon Technologies (IN)

16:15 - 17:45 Parallel Sessions

Regular Session 3:
 Design for Test and Trust

Room: A1
Moderator:

Industrial Session 2:
 Vendor Presentations

Room: Gaugain + Dali
Moderator:

Special Session 3:
 What Would Interactive Testing With 1687 Look Like?

Room: Van Gogh + Monet

16:15 - 17:45 Parallel Sessions

Talk 1: Test and Repair Improvement for UClE (**Best Paper Award Candidate**)

Authors: Tsung-Hsuan Wang^{1,2}, Po-Yao Chuang^{1,3}, Francesco Lorenzelli^{1,4}, Erik Jan Marinissen^{1,5}

¹IMEC (BE)

²NYCU (TW)

³NTHU (TW)

⁴KU Leuven (BE)

⁵TU Eindhoven (NL)

Talk 2: IEEE 1838 Compliant Scan Encryption and Integrity for 2.5/3D ICs

Authors: Juan Suzano¹, Antoine Chastand¹, Emanuele Valea², Giorgio Di Natale³, Anthony Philippe², Fady Abouzeid¹, Philippe Roche¹

¹STMicroelectronics (FR)

²CEA-List (FR)

³TIMA (FR)

Talk 3: Design-for-Test for Intermittent Faults in STT-MRAMs

Authors: Sicong Yuan^{1,3}, Mohammad Amin Yaldagard¹, Hanzhi Xun¹, Moritz Fieback¹, Erik Jan Marinissen³, Woojin Kim³, Siddharth Rao³, Sebastien Couet³, Mottaqiallah Taouil^{1,2}, Said Hamdioui^{1,2}

¹Delft University of Technology (NL)

²CognitiveIC (NL)

³IMEC (BE)

Talk 1: The Advances in Shift-left Within DFT

Speaker: Lee Harrison, Siemens Digital Industries Software (UK)

Talk 2: Introducing Roguevation

Speaker: Ric Dokken, Roguevation (US)

Talk 3: DFT and Silicon Health Optimization with AI-Driven Test and Silicon Lifecycle Management

Speaker: Yervant Zorian, Synopsys (US)

Moderators: Michele Portolan (Grenoble-INP (FR)), Martin Keim (Siemens Digital Industries Software (US)), and Jeff Rearick (Siemens Digital Industries Software (CA))

Speakers: Hans Martin von Staudt (Renesas), Michele Portolan (Grenoble-INP), J-F Cote (Siemens EDA)

18:00- 19:30 Pannel 1: Wine and Cheese Panel Room: A1

Wednesday May 22nd, 2024

08:30 – 12:30 Morning Session

Time	Room	Event	Session title and speaker
08:30 – 09:15	A1	Keynote 2 Chair:	<p><i>Sustainability and the Outlook of Semiconductor Industry</i> <i>Cheng-Wen Wu – Southern Taiwan University of Science and Technology (TW)</i></p> <p>Abstract: The environmental sustainability and global warming issues caused by the excessive and inappropriate consumption of the earth's resources by human beings have led to the goal of net-zero carbon emissions, which have been agreed by most countries in the world. The trends of electric vehicles, green energy, smart microgrid, etc., will change many industries in the future, including the semiconductor industry. In this talk, I will try to discuss the future development of the semiconductor industry that the ETS attendees may be concerned about from different perspectives, including quality and reliability of the products and systems.</p>

09:15 - 10:15 Parallel Sessions

Regular Session 4:
Analog and Mixed-Signal Test

Room: A1
Moderator:

Talk 1: Characterization of Ultra-low random jitter reduction methods up to 36 GHz

Authors: David Keezer¹, Dany Minier², Hongjie Li³

¹Eastern Institute of Technology (CN),

²Boreas Technologies (CN)

³Tianjin University (CN)

Embedded Tutorial 1:
Silent Data Corruptions (SDC) in Computing Systems: Early Predictions and Large-Scale Measurements

Room: Van Gogh + Monet
Moderator:

Speakers: Dimitris Gizopoulos, University of Athens (GR) and Harish Dattatraya Dixit, Meta Platforms Inc (US)

Embedded Tutorial 2:
Lifetime Management of Embedded Memories

Room: Gaugain + Dali
Moderator:

Speakers: Leticia Maria Bolzani Poehls, RWTH Aachen University (DE) and Moritz Fieback Delft University of Technology (NL)

09:15 - 10:15 Parallel Sessions

Talk 2: Hierarchical Fault Simulation for Mixed-Signal Circuits Using Template Based Fault Response Modeling

Authors: Tolga Aksoy¹, Nikhil Sagar Modala¹, Lakshmanan Balasubramanian², Rubin Parekhji², Sule Ozev¹

¹Arizona State University (US)

²Texas Instruments (IN)

10:15 – 11:00 Coffee Break - PhD Forum 2 and McCluskey Posters Room: Basement

PhD Forum Posters 2

Poster 1: Improving the Effectiveness of Fuzz Testing by Incorporating Association Rule Mining for Hardware Verification

Authors: Mohammad Reza Heidari Iman, Tara Ghasempouri
Tallinn University of Technology (EE)

Poster 2: Manufacturing and In-Field Testing Techniques

Authors: Gabriele Filippini
Politecnico di Torino (IT)

Poster 3: Time Guarantee and Reliable Execution for Safety-Critical Real-Time Systems

Authors: Pegdwende Romaric Nikiema, Angeliki Kritikakou, Marcello Traiola, Olivier Sentieys
Université de Rennes (FR)

Poster 4: Irradiation Tests: Deriving Memory Design Parameters

Poster 6: Exploring Side Channel Attacks on Cutting-Edge Adder-Free SRAM CIM

Authors: Fouwad Mir, Abdullah Aljuffri, Mottaqiallah Taouil
Delft University of Technology (NL)

Poster 7: Pre-Silicon Fuzzing of RISC-V Hardware Components and their Interactions

Authors: Gijs Burghoorn, Abdullah Aljuffri, Mottaqiallah Taouil
Delft University of Technology (NL)

Poster 8: Online Detection of Unique Faults in RRAMs

Authors: Hanzhi Xun¹, Moritz Fieback¹, Mohammad Amin Yaldagard¹, Sicong Yuan¹, Hassen Aziza², Mottaqiallah Taouil^{1,3}, Said Hamdioui^{1,3}

¹Delft University of Technology (NL)

²Aix-Marseille Université (FR)

³CognitiveIC (NL)

Poster 9: Reliability Assessment and Optimization of Dynamic DNNs for Edge Accelerators

10:15 – 11:00 Coffee Break - PhD Forum 2 and McCluskey Posters Room: Basement

Authors: Nima Kolahimahmoudi, Paolo Bernardi
Politecnico di Torino (IT)

Authors: georgios konstantinidis, maria k. Michael, Theocharis Theocharides
University of Cyprus (CY)

Poster 5: A Novel Machine Learning-based Fault Shape Classification for Memories Embedded In Automotive Systems-on-Chip

Authors: Giorgio Insinga, Paolo Bernardi
Politecnico di Torino (IT)

McCluskey PhD Thesis Posters

Poster 1: Dependable Reconfigurable Scan Networks

Authors: Natalia Lylina, Hans-Joachim Wunderlich
University of Stuttgart (DE)

Poster 3: SDFt: Secure Design for Testability

Authors: Yogendra Sao, Sk Subidh Ali
Indian Institute of Technology Bhilai (IN)

Poster 2: Toward Fault-Tolerant Applications on Reconfigurable Systems-on-Chip

Authors: Corrado De Sio, Luca Sterpone
Politecnico di Torino (IT)

Poster 4: Design for Advanced Optical Test for Image and Photonic Sensors

Authors: Julia Lefevre^{1,2}, Philippe Debaud¹, Patrick Girard², Arnaud Virazel²
¹STMicroelectronics (FR)
²LIRMM University of Montpellier/ CNRS (FR)

11:00 - 12:30 Parallel Sessions

*Regular Session 5:
Reliability Analysis and monitoring*

**Room: A1
Moderator:**

Talk 1: Degradation Monitoring Through Software-controlled On-chip Sensors for RISC-V (Best Paper Award Candidate)

Authors: Seyedehmaryam Ghasemi, Jonas Krautter, Tara Gheshlaghi, Sergej Meshkov,

*Industrial Session 3:
Memory Test*

**Room: Van Gogh + Monet
Moderator:**

Talk 1: Combining Built-In Redundancy Analysis with ECC for Memory Testing

Speaker: Luc Romain¹, Paul-Patrick Nordmann², Benoit Nadeau-Dostie¹, Lori Schramm³, Martin Keim³
¹Siemens Digital Industries Software (CA)

*McCluskey Award:
McCluskey PhD thesis candidates*

**Room: Gaugain + Dali
Moderators:**

Candidate 1: Dependable Reconfigurable Scan Networks

Authors: Natalia Lylina, Hans-Joachim Wunderlich
University of Stuttgart

Candidate 2: Toward Fault-Tolerant

11:00 - 12:30 Parallel Sessions

Dennis R.E. Gnad, Mehdi Tahoori
Karlsruhe Institute of Technology (DE)

Talk 2: Cross-Layer Reliability Analysis of NVDLA Accelerators: Exploring the Configuration Space

Authors: Alessandro Veronesi¹, Alessandro Nazzari², Dario Passarello², Milos Krstic^{1,3}, Michele Favalli⁴, Luca Cassano², Antonio Miele², Davide Bertozzi⁵, Cristiana Bolchini¹
¹IHP-Microelectronics (DE),
²Politecnico di Milano (IT),
³University of Postdam (DE)
⁴Universita' degli Studi di Ferrara (IT),
⁵University of Manchester (UK)

Talk 3: CGAN-based Automated Fault Injection

Authors: Troya Koylu, Cornelis Christiaan Berg, Praveen Vadnala
Riscure BV (NL)

²Siemens Digital Industries Software (DE)
³Siemens Digital Industries Software (US)

Talk 2: Semiconductor Application Fail Root Causes And Secure Test Remedy

Speaker: Heguo Yin¹, Peter Pochmueller²
¹Shanndong University (CN)
²Neumonda GmbH (DE)

Talk 3: Power-Aware Test Scheduling for Memory BIST

Speaker: Albert Au¹, Michal Kepinski², Artur Pogiel²
¹Siemens Digital Industries Software (CA)
²Siemens Digital Industries Software (PL)

Applications on Reconfigurable Systems-on-Chip

Authors: Corrado De Sio, Luca Sterpone
Politecnico di Torino (IT)

Candidate 3: SdFT: Secure Design for Testability

Authors: Yogendra Sao, Sk Subidh Ali
Indian Institute of Technology Bhilai

Candidate 4: Design for Advanced Optical Test for Image and Photonic Sensors

Authors: Julia Lefevre^{1,2}, Philippe Debaud¹, Patrick Girard², Arnaud Virazel²
¹STMicroelectronics (FR)
²LIRMM (FR)

12:30- 14:00 Pannel 1: Lunch

14:00 – 15:30 Afternoon Session

14:00- 15:30 Pannel 2 (Room-A1)

16:30- 22:00 Social Event

Thursday May 23rd, 2024

08:30 – 12:30 Morning Session

Time	Room	Event	Session title and speaker
08:30 – 09:15	A1	Keynote 3 Chair:	<p>It is All About Trust: The Road to Autonomous Driving Will Connect Test, Reliability and Safety <i>Juergen Alt – Infineon Technologies (DE)</i></p> <p>Abstract: At some point in the future, the majority of vehicles will be autonomous. When exactly that time will be, depends not only on technical availability but also on social acceptance. Confidence in such a technical system plays an essential, if not decisive, role. Already today, automotive semiconductors have high safety requirements as well as stricter quality and reliability targets than semiconductors supplied for consumer markets. This presentation will shed light on the challenges on the hardware side in the realization of semiconductor components for autonomous vehicles. The requirements on safety and reliability for the car of the future will increase. The measures already used today during manufacturing test, for Design-for-Test and for safety enablement need to be supplemented or replaced.</p>

09:15 - 10:15 Parallel Sessions

Embedded Tutorial 3:
Approximate Fault Tolerant Systems

Room: A1
Moderator:

Speakers: *Marcello Traiola¹, Alessandro Savino², and Alberto Bosio³*
¹Rennes University (FR)
²Politecnico di Torino (IT)
³Ecole Centrale de Lyon (FR)

Embedded Tutorial 4:
Silent Data Corruptions from Timing Marginalities Due to Process Variations

Room: Van Gogh + Monet
Moderator:

Speakers: *Adit Singh*
Auburn University (US)

Special Session 4: Test-Fleet Optimization Using Machine Learning

Room: Gaugin + Dali
Moderator: *Krishnendu Chakrabarty, Arizona State University (US)*

Speakers: *Dr. Andrew Dove (NI), Prof. Krishnendu Chakrabarty (Arizona State University)*

10:15 – 11:00 Coffee Break – Scientific and EU Projects Posters
Room: Basement

Poster 1: Modeling Thermal Effects For Biasing PUFs

Authors: Aghiles Douadi¹, Elena Ioana Vatajelu¹, Paolo Maistri¹, David Hely², Vincent Beroulle², Giorgio Di Natale¹
¹University of Grenoble Alpes, CNRS (FR)
²University of Grenoble Alpes (FR)

Poster 2: Post-Manufacture Criticality-Aware Gain Tuning of Timing Encoded Spiking Neural Networks for Yield Recovery

Authors: Anurup Saha, Kwondo Ma, Chandramouli Amarnath, Abhijit Chatterjee
Georgia Institute of Technology (US)

Poster 3: Extracting Weights of CIM-Based Neural Networks Through Power Analysis on Adder-Tree

Authors: Fouwad Mir, Abdullah Aljuffri, Said Hamdioui, Mottaqiallah Taouil
Delft University of Technology (NL)

Poster 4: Relation Coverage: A New Paradigm for Hardware/Software Testing

Authors: Christoph Hazott, Daniel Grosse
Johannes Kepler University (AT)

Poster 5: Optimizing System-Level Test Program Generation via Genetic Programming

Authors: Denis Schwachhofer¹, Francesco Angione², Steffen Becker¹, Stefan Wagner^{2,3}, Matthias Sauer⁴, Paolo Bernardi², Ilia Polian¹
¹University of Stuttgart (DE)
²Politecnico di torino (IT)
³Technical University of Munich (DE)
⁴Advantest Europe (DE)

Poster 6: Scan Design Using Unsupervised Machine Learning to Reduce Functional Timing and Area Impact

Authors: Sandeep Kumar Goel¹, Ankita Patidar¹, Frank Lee²
¹TSMC (US)
²TSMC (TW)

Poster 7: Assessing the Effectiveness of Software-Based Self-Test Programs for Static Cell-Aware Test

Authors: Riccardo Cantoro¹, Michelangelo Grosso², Jacopo Guglielminetti², Reza Khoshzaban¹, Matteo Sonza Reorda¹
¹Politecnico di Torino (IT)
²STMicroelectronics (IT)

Poster 8: AMS Test Stimulus Generation and Response Analysis Using Hyperdimensional Clustering: Minimizing Misclassification Rate

Authors: Suhasini Komarraju, Mohamed Mejri, Akhil Tammanna, Gowsika Dharmaraj, Chandramouli Amarnath, Abhijit Chatterjee
Georgia Institute of Technology (US)

Poster 9: Transcoders: A Better Alternative to Denoising Autoencoders

Authors: Pushpak Raj Gautam, Alex Orailoglu
UC San Diego (US)

11:00 - 12:30 Parallel Sessions

Regular Session 6: Hardware Security

Room: Gaugain + Dali

Moderator:

Talk 1: Power Analysis Attack Against post-SAT Logic Locking Schemes

Authors: Nassim Riadi¹, Florent Bruguier¹, Pascal Benoit², Sophie Dupuis¹, Marie-Lise Flottes¹

¹LIRMM (FR)

²Universite de Montpellier (FR)

Talk 2: A Novel Power Analysis Attack against CRYSTALS-Dilithium Implementation

Authors: Yong Liu¹, Yuejun Liu¹, Yongbin Zhou^{1,2}, Yiwen Gao¹, Zehua Qiao², Huaxin Wang¹

¹Nanjing university of science and technology (CN)

²Chinese Academy of Sciences (CN)

Talk 3: Counteracting Rowhammer by Data Alternation

Authors: Stefan Lung¹, Georgi Gaydadjiev¹, Said Hamdioui^{1,2}, Mottaqiallah Taouil^{1,2}

¹Delft University of Technology (NL)

²Cognitive IC (NL)

Industrial Session 4:

What will be required to effectively test processors, high end SoC or chiplet: will we need new DFT, a lot of silicon sensor data or applying more SLT?

Room: A1

Moderator: Matteo Sonza Reorda Polito

Panelists: Nir Sever¹, Ric Dokken², Dave Armstrong³

¹Proteantecs

²Roguevation

³Advantest

Special Session 5:

Testing for Reliability of Modern Power Electronic Components

Room: Van Gogh + Monet

Moderators: Francesco Iannuzzo

Talk 1: Reliability challenges on next-generation film capacitors for power electronic applications

Authors: Thomas Ebel
University of Southern Denmark (DK)

Talk 2: Testing for abnormal conditions of modern power electronic devices

Authors: Francesco Iannuzzo
AAU Energy, Aalborg University (DK)

Talk 3: Innovative testing techniques for bond-wire fatigue in power electronic components

Authors: Golta Khatibi
Institute for Chemical Technologies and Analytics, TU Wien (AT)

Talk 4: Accelerated life testing of power electronic components: how far are we?

Authors: Zoubir Khatir
SATIE Laboratory, French Institute of Science and Technology for Transport, Development and Networks (FR)

14:00 – 16:30 Afternoon Session

14:00 - 15:30 Parallel Sessions

Regular Session 7:
Test and Verification in Emerging Circuits

Room: A1
Moderator:

Talk 1: Fault Sensitivity Analysis of Printed Bespoke Multilayer Perceptron Classifiers

Authors: Priyanjana Pal¹, Florentia Afentaki^{1,2}, Haibin Zhao¹, Gurol Saglam¹, Michael Hefenbrock³, Georgios Zervakis², Michael Beigl¹, Mehdi Tahoori¹
¹Karlsruhe Institute of Technology (DE)
²University of Patras (GR)
³RevoAI GmbH (DE)

Talk 2: Polynomial Formal Verification of Approximate Adders with Constant Cutwidth

Authors: Mohamed Nadeem¹, Chandan Kumar Jha¹, Rolf Drechsler¹
¹University of Bremen (DE)
²DFKI (DE)

Industrial Session 5:
Reliability and Test Development

Room: Gaugain + Dali
Moderator: Matteo Sonza Reorda
Politecnico di Torino (IT)

Talk 1: Hardware-independent ATE Software for SLT

Authors: Ric Dokken
Roguevation Inc (US)

Talk 2: In-chip Monitoring for Extended Reliability Testing and Mission Profile Monitoring Feedback Loop

Authors: Andrea Matteucci¹, Luca Moriconi²
¹ProteanTecs (IL)
²ELES (IT)

Talk 3 Virtual Test Development Using Pre-Silicon Verification Environment

Authors: Ryan Ignacio, Ernst Aderholz, Quint Atol, Bernhard Baptist, Waseem Bharah, Rainer Holzner,

Special Session 6:
IEEE Std P3405: New Standard-under-Development for Chiplet Interconnect Test and Repair

Room: Van Gogh + Monet
Moderators: Saket Kumar Goyal – Broadcom (USA)

Talk 1: Requirements for Chiplet Interconnect Repair and Analysis of Legacy Solutions

Authors: Adrian Evans
CEA/LIST (FR)

Talk 2: Chiplet Interconnect Repair Logic Description with Google's Protocol Buffers

Authors: Po-Yao Chuang and ErikJan Marinissen
IMEC (BE)

Talk 3: How IEEE Std P3405 Enables EDA Interoperability

Authors: Martin Keim
Siemens Digital Industries Software (US)

14:00 - 15:30 Parallel Sessions

*Vinayak Kamanuri, Andras Kun, Keyue Ma, Bruno Mariacher, Otto Pfabigan, Adam Przybilla, Darko Samardzic, Florian Schlagbauer, Mario Schleicher, Patrick Valiente, K-Ee Vinod, Otmar Zikulnig, Enzo Vargas
Infineon Technologies (DE)*

15:30- 16:00 Conference Closing and Student Awards

16:00- 16:30 Coffee Break (Basement)

16:30 - 18:30 Parallel Workshop Sessions

AI-TREATS Workshop

Room: Rembrandt

Program Chairs:

Annachiara Ruospo¹,
Haralampos-G.

Stratigopoulos²

¹Politecnico di Torino (IT)

²Sorbonne Université (FR)

CiTaR Workshop

Room: Van Gogh

General Chair: Erik Jan
Marinissen, IMEC (BE)

Program Chair: Martin
Keim

Siemens Digital Industries
Software (US)

eARTS Workshop

Room: Gaugain

General Chairs: Yervant
Zorian¹, Davide Appello²

¹Synopsys (US)

²Technoprobe (IT)

Program Chairs: Riccardo
Cantoro¹, Wim Dobbelaere²

¹Politecnico di Torino (IT)

²Onsemi (BE)

18:00- 19:30 Social Event: Welcome Reception

Friday May 24th, 2024

08:30 – 15:30 Morning Session

08:30 - 15:30 Parallel Workshop Sessions

AI-TREATS Workshop

Room: Rembrandt

Program Chairs:

Annachiara Ruospo¹,
Haralampos-G.

Stratigopoulos²

¹Politecnico di Torino (IT)

²Sorbonne Université (FR)

CiTaR Workshop

Room: Van Gogh

General Chair: Erik Jan
Marinissen, IMEC (BE)

Program Chair: Martin
Keim

Siemens Digital Industries
Software (US)

eARTS Workshop

Room: Gaugain

General Chairs: Yervant
Zorian¹, Davide Appello²

¹Synopsys (US)

²Technoprobe (IT)

Program Chirs: Riccardo
Cantoro¹, Wim Dobbelaere²

¹Politecnico di Torino (IT)

²Onsemi (BE)